Sign up for our newsletter!
Your data will be handled in compliance with our privacy policy.
Your data will be handled in compliance with our privacy policy.
Smoltek uses a globÂal patent stratÂeÂgy to proÂtect our techÂnolÂoÂgy platÂform in all imporÂtant marÂkets. This includes core patents as well as patent proÂtecÂtion at appliÂcaÂtion level.
The strateÂgic and conÂtinÂuÂous develÂopÂment of our patent portÂfoÂlio is driÂven by the need for disÂrupÂtive mateÂriÂals and techÂniÂcal soluÂtions addressÂing critÂiÂcal chalÂlenges in advanced semiÂconÂducÂtor packÂagÂing, enerÂgy storÂage, and hydroÂgen proÂducÂtion. In this stratÂeÂgy, the comÂpaÂny has priÂorÂiÂtized appliÂcaÂtion-driÂven filÂings that directÂly underÂpin comÂmerÂcial opporÂtuÂniÂties. This approach ensures a strong, relÂeÂvant, and cost-effecÂtive IP portÂfoÂlio to proÂtect Smoltek’s innovations.
Patents
October 18, 2010
The Catalyst Diffusion family is covering a method for manufacturing a plurality of nanostructures on a substrate.
Patents
July 23, 2009
The Nano Imprint Lithography family is covering a method of making high aspect ratio template, stamp, and imprinting at nanoscale using nanostructures.
Patents
February 20, 2009
The Helplayer family is covering a method to protect the underlaying substrate or materials from being damaged during the nanostructure growth process.
Patents
September 10, 2008
The Bumping family is an apparatus connecting and bonding adjacent layers with nanostructures.
Patents
August 28, 2006
The Interconnects B family is covering how nanostructures can be used as interconnects and/or for dissipating heat from electronic devices.
Patents
August 28, 2006
The Nanostructure IC family is covering a method for the manufacture of an integrated circuit comprising nanostructures.
Patents
April 25, 2006
The Interconnects A family is covering a method regarding controlled growth of a nanostructure on a substrate, and electron emission devices based on the same.
Patents
April 25, 2006
The Nanostructure E-beam writer family is covering a method for the manufacture of an integrated circuit comprising nanostructures.